1
0

Connected all nets

This commit is contained in:
Robin Dietzel 2022-11-29 09:51:45 +01:00
parent f48bf3d3b9
commit e86a424de2
3 changed files with 2999 additions and 2767 deletions

File diff suppressed because it is too large Load Diff

View File

@ -1,7 +1,7 @@
{
"board": {
"active_layer": 0,
"active_layer_preset": "",
"active_layer_preset": "All Copper Layers",
"auto_track_width": true,
"hidden_nets": [],
"high_contrast_mode": 0,
@ -62,8 +62,8 @@
35,
36
],
"visible_layers": "ffdffcf_ffffffff",
"zone_display_mode": 1
"visible_layers": "0001000_ffffffff",
"zone_display_mode": 0
},
"meta": {
"filename": "FloatPUMP.kicad_prl",

View File

@ -103,16 +103,16 @@
"allow_blind_buried_vias": false,
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.0,
"min_copper_edge_clearance": 0.01,
"min_hole_clearance": 0.25,
"min_hole_to_hole": 0.25,
"min_microvia_diameter": 0.19999999999999998,
"min_microvia_drill": 0.09999999999999999,
"min_clearance": 0.127,
"min_copper_edge_clearance": 0.19999999999999998,
"min_hole_clearance": 0.254,
"min_hole_to_hole": 0.5,
"min_microvia_diameter": 0.39999999999999997,
"min_microvia_drill": 0.19999999999999998,
"min_silk_clearance": 0.0,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.049999999999999996,
"min_through_hole_diameter": 0.19999999999999998,
"min_track_width": 0.127,
"min_via_annular_width": 0.13,
"min_via_diameter": 0.39999999999999997,
"solder_mask_clearance": 0.0,
"solder_mask_min_width": 0.0,
@ -134,7 +134,7 @@
"drill": 0.0
},
{
"diameter": 0.4,
"diameter": 0.45,
"drill": 0.2
},
{
@ -372,7 +372,7 @@
"classes": [
{
"bus_width": 12.0,
"clearance": 0.2,
"clearance": 0.127,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
@ -382,16 +382,76 @@
"name": "Default",
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.25,
"via_diameter": 0.8,
"via_drill": 0.4,
"track_width": 0.254,
"via_diameter": 0.45,
"via_drill": 0.2,
"wire_width": 6.0
},
{
"bus_width": 12.0,
"clearance": 0.508,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Supply 24",
"nets": [],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 1.27,
"via_diameter": 2.54,
"via_drill": 1.27,
"wire_width": 6.0
},
{
"bus_width": 12.0,
"clearance": 0.254,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Supply 3",
"nets": [
"+3.3V"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.254,
"via_diameter": 0.508,
"via_drill": 0.254,
"wire_width": 6.0
},
{
"bus_width": 12.0,
"clearance": 0.254,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
"diff_pair_width": 0.2,
"line_style": 0,
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "Supply 5",
"nets": [
"+5V"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.508,
"via_diameter": 0.508,
"via_drill": 0.254,
"wire_width": 6.0
}
],
"meta": {
"version": 2
},
"net_colors": null
"net_colors": {
"+3.3V": "rgb(0, 255, 18)"
}
},
"pcbnew": {
"last_paths": {